Abstract-Network-on-Chip(NoC) architectures have been proposed as a promising alternative to classical bus-based communication architectures. In this paper, we propose a two phases framework to solve application-specific NoCs topology generation problem. At floorplanning phase, we carry out partition driven floorplanning. At post-floorplanning phase, a heuristic method and a min-cost max-flow algorithm is used to insert switches and network interfaces. Finally, we allocate paths to minimize power consumption. The experimental results show our algorithm is effective for power saving.
I. Introduction
Network-on-Chip(NoC) architectures have been proposed as a promising alternative to classical bus-based and point-to-point communication architectures when the CMOS technology entered the nanometer era [1, 2, 3] . In NoCs, the communication among various cores is achieved by on-chip micro-networks components(such as switch and network interface) instead of the traditional nonscalable buses.
Comparing with bus-based architectures, NoCs have better modularity and design predictability. Besides, the NoC approach offers lower power consumption and greater scalability.
NoCs can be designed as regular or application-specific network topologies. For regular Noc topology design, some existing NoC solutions assume a mesh-based NoC architecture [4, 5] , and their focus is on the mapping problem. For application-specific topology design, the design challenges are different in terms of irregular core sizes, various core locations, and different communication flow requirements [6, 7, 8, 9, 10] . Most SoCs are typically composed of heterogeneous cores and the core sizes are highly non-uniform. An application-specific NoCs architecture with structured wiring, which satisfies the design objectives and constraints is more appropriate. In this paper, we focus on synthesis problem of application-specific NoCs architecture. * Tsinghua National Laboratory for Information Science and Technology
Network components, such as switches and network interfaces(NI), consume area and power. The area consumption of these network components should be considered during topology generation. Besides, power efficiency is one of the most important concerns in NoCs architecture design. Many characteristics influence NoCs power consumption: total wirelength; communication flow distributions and path choosing. In this paper, we propose a methodology to design the best topology that is minimize power consumption of interconnects and network components.
There are a number of works addressing NoCs topology generation. In [6] , a novel NoC topology generation algorithms were presented, however their solutions only consider topologies based on a slicing structure where switch locations are restricted to corners of cores. In [7] , Murali et al. proposed a two steps topology generation procedure using a min-cut partitioner to cluster highly communicating cores on the same switch and a path allocation algorithm to connect the clusters together. In [9] , Chan et.al. presented an iterative refinement strategy to generate an optimized NoC topology that supports both packet-switched networks and point to point connections.
In most of the previous works, system-level floorplanning tool is used only estimates the area and the wire lengths. Partition is carried out at pre-floorplanning, so physical information such as the distances among cores are not able to be taken into account. Besides, area of switches and network interfaces are not consider during topology generation.
In this paper, we integrate partition into floorplanning to make use of physical information such as the length of interconnects among cores. At post-floorplanning optimization, a heuristic method is used to insert switches and a min-cost max-flow algorithm is used to insert network interfaces. Finally, we allocate paths to minimize power consumption.
The remainder of this paper is organized as follows. Section 2 defines the partition driven floorplanning problem. Section 3 presents our algorithm flow. Section 4 reports our experimental results. At last, Section 5 concludes this paper. 
II. Problem Formulation
The core communication graph is a directed graph, G = (V ,Ē) with each vertex v i ∈V representing a core and the edge e ij representing the communication requirement between the core v i and v j . The weight of edge e ij is denoted as w ij .
Definition 2 (Switch Communication Graph(SCG))
The switch communication graph is a directed graph, G = (V, E) with each vertex v i ∈ V representing a switch, and the directed edge e ij = {v i , v j } ∈ E denotes a communication trace from v i to v j .
A simple CCG with six cores is shown in Fig.1(a) . After partition, corresponding SCG with three switches are generated as shown in Fig.1 
(c).
Definition 3 (Cluster Bounding Resource) The cluster bounding resource of a cluster is evaluated by the half perimeter wirelength of the minimal bounding box enclosing the cluster.
Problem 1 (NoCs Topology Generation) The topology generation problem can be defined as follows: given a set of n cores C = {c 1 , c 2 , . . . , c n }, a switches number constraint m, a core communication graph(CCG) and network components power model, find an NoC topology that satisfies several objectives: minimize area consumption of cores and network components(m switches and n network interfaces); minimize the communication energy.
Cores with more communication requirements are incline to be assigned into same cluster to minimize communication energy. Relative positions of cores should be considered during partition to minimize area consumption. Besides, positions of network components, such as switches and network components, should be taken into account to minimize interconnect length. Finally, the actual physical connections between switches are established to find paths minimizing traffic flows energy across the switches. In Phase I, we integrate partition into floorplanning. When generate a new packing, we carry out partition to assign each core into one cluster. Partition should consider not only communication requirements among cores but also physical information of cores.
In Phase II, in switches insertion, a heuristic method is adopted to calculate every switch's position in white space. In network interfaces insertion, we present a MinCost Max-Flow based method to insert each NI in white space. Finally, an effective incremental path allocation method is proposed to minimize power consumption.
A. Partition Driven Floorplanning
Traditionally, floorplanning tool is only used to evaluate the wire lengths between each cores and switches. And partition is carried out before floorplanning, so physical information such as the distances among modules are not able to be taken into account during partition.
In this paper, we integrate partition into floorplanning phase. During floorplanning, after generating a new chip floorplan, we can estimate the interconnect length between module i and module j, denoted as len ij . Given core communication graph(CCG) and switches number constraint m, partition assign cores into m min-cut clusters. Those cores with larger communication requirements and less distances are assigned to the same cluster and hence use the same switch for communication. On the one hand, cores with larger communication requirements are more incline to cluster together to minimize interconnect power consumption. On the other hand, cores with less distances should be cluster to minimize cluster bounding resource.
The partitioning is done in such a way that the edges of the graph that are cut between the partitions have lower weights than the edges that are within a partition and the number of vertices assigned to each partition is almost the same. In partition, we define new edge weight w ij in CCG: where w ij denotes communication requirement between core i and core j, dis ij denotes distance between core i and j, max w is the maximum communication requirement over all flows and mean dis is average distance among cores. During floorplanning, we use CBL [12] to represent every floorplan generated. CBL is a topological representation dissecting the chip into rectangular rooms. The cost function in simulated annealing is:
where A represent the floorplan area; F represents the total communication amount between clusters; and R represents the sum of all cluster bounding resources. The parameters λ A , λ F and λ R can be used to adjust the relative weighting between the contributing factors.
B. Switches Insertion
Once a floorplan with m clusters P = {p 1 , p 2 , . . . p m } is obtained, the next step is to find the latency and power consumption on the wires. In order to do this, the position of the switches needs to be determined. Each cluster has one switch and communication among clusters are through switches. We denote the set of switches as SW = {sw 1 , sw2, . . . sw m }, and switch sw k belongs to cluster p k . Due to the restriction that switches cannot be placed on a core, the location must be within a white space.
We partition the dead space into grids and each grid provides sites for switches insertion. Then a heuristic method is proposed to insert each switch into one grid(as shown in Fig. 3) .
The minimal bounding box enclosing cluster p k is defined as B k . For switch sw k , its candidate grids are the free grids inside B k . For example, in Fig. 3(a) , cluster p 1 includes core c1 and core c2, and switch sw1's candidate grids are label from 1 to 4. Switch sw2's candidate grids are those label 5, 6, 8, 9. Initially, each switch sw k is located in the center of cluster's bounding box. For switch sw k , its communication requirement is define as follow:
where i ∈ p k means core i is assigned to cluster p k . We sort switches by their communication requirements, and assign each switch into one of its candidate grids one by one. If one free grid(label g) is candidate grid of switch sw k , then the insertion cost Cost gk is defined as follow:
where dis gi is the distance from grid g to core i. Each switch chooses one of the candidate grids with lest insertion cost to insert. As shown in Fig. 3(b) , sw1 inserts into grid 4 and sw2 inserts into grid 5.
C. Network Interfaces Insertion
After switches insertion, every switch is assigned a grid in white space. Then we carry out minimum cost flow based network interfaces insertion to assign each NI into one grid. We define set of Network Interfaces as N I = {ni 1 , ni 2 , . . . ni n }, where n is number of cores. Each core c k needs one network interface ni k to connect to switch.
Definition 4 (l-bounding box) Given a core c k , whose width is wid k and height is hei k . The l-bounding box of c k is Bl k , which has the same centric position. Besides, width of Bl k is (wid k + 2 × l) and height is (hei k + 2 × l) (as shown in Fig.4(a) ).
For each core c k , we construct its l-bounding box. The free grids in the l-bounding box are c k 's candidate grids, denoted as CG k .
We construct a network graph G * = (V * , E * ), and then use a min-cost max-flow algorithm to determine which grid each network interface belong to. A simple example is shown in Fig.4 .
• V * = {s, t} ∪ N I ∪ Grids. 
while edge e ij is used.
denote which node v i connect to go to v d .
•
• Capacities:
• Cost:
where F kj equals to distance from grid j to switch sw k . Network Interfaces insertion can be solved effectively by minimum cost flow algorithm(run in polynomial time [14] ).
D. Energy Aware Path Allocation
After switches insertion, we use dynamic programming based method for path allocation to minimize power assumption.
Given switch communication graph(SCG) G = (V, E) representing communication requirement among switches. The communication requirement of e ij ∈ E denoted as ws ij :
where p i is cluster i and w ab is communication requirement from core c a to core c b .
We denote nodes in SCG as v 1 , v 2 , . . . , v m , where m is the number of switches. We assume SCG only exists directed edge e ij that i < j because e ij represents both communication from switch sw i to sw j and sw j to sw i .
As shown in Table I , we define set P re(i) as v i 's frontend nodes and P ost(i) as v i 's back-end nodes. We also define two kind of distance dis e (i, j, d) and dis n (i, d). Besides, path(i, d) denotes which node v i should connect to go to v d . We use the following ways to solve dis e , dis n and path: 
Algorithm 1 InitSolve(d)
for all j ∈ P ost(i) do 9: dis e (i, j, d) ← t ij + dis n (j, d); 10: end for 11: If t(i, j) changes, instead resolving all the dis e (i, j, d) and dis n (i, d), we can effectively update them. If t(i, j) decreases, we use Algorithm 2, otherwise we use Algorithm 3.
We consider a simple paths allocations as shown in Fig.5 . A SCG with seven switches is shown in (a), the value on each edge e ij is initial t ij . Using Algorithm 1 setting d = 7, we can solve each dis e (i, j, 7)(labeled on each edge in (b)). If t 67 decreases from 4 to 2, we use Algorithm 2 to update some dis e (i, j, 7) and dis n (i, 7). As shown 1: //Update when t ij change to (t ij − ∆t); 2: t ij ← (t ij − ∆t); 3: queue q.push(e ij ); 4: while q is not empty do 5: e ab ← q.pop();
path(a, d) ← b; 10: q.push(e pa ), ∀p ∈ P re(a); 
path(a, d) ← k; 11: q.push(e pa ), ∀p ∈ P re(a); 12: end if 13: end while in (c), queue q pushes edges e 67 , e 36 , e 46 , e 13 , e 23 one by one(labeled as dotted arrows). And path 3,7 changes from 5 to 6 and path 1,7 changes from 2 to 3. If t 57 increases from 2 to 10, we use Algorithm 3 to update dis e (i, j, 7) and dis n (i, 7). As shown in (d), queue q pushes edges e 37 , e 35 , e 45 , e 13 , e 23 one by one(labeled as dotted arrows). And path 3,7 changes from 5 to 6.
IV. Experimental Results
We implemented our algorithm in the C++ programming language and executed on a Linux machine with a 3.0GHz CPU and 1GB Memory. During floorplanning we use hMetis [13] , an efficient hierarchical graph partitioning tool.
A. Power Model
NoC power consumption consists of two parts: power consumed by interconnects and power consumed by switches For each network link e, we assume P e represents bit energy on link e and the corresponding switches. P e = P l + P s , where P l and P s are bit energy on interconnects and switches, respectively. Power consumption is P = P e × f , where f represents communication requirements passing the link and the corresponding switch. We use Orion [11] as power simulator. Table II gives the switch bit energy in 0.18um technology and Table III gives the power model of links.
B. Results and discussion
We have applied our topology generation procedure to three sets of benchmarks. The first set of benchmarks are several video processing applications obtained from [2] : MPEG4, MWD and VOPD. The next set of benchmarks are obtained from [6] : 263decmp3dec, 263encmp3dec and mp3encmp3dec. The last benchmark is obtained from [8] : D 38 tvopd. Fig.6 shows two floorplan generated for the 263decmp3dec and D 38 tvopd benchmark.
We performed experiments to evaluate our topology generation algorithm. For comparison, we have also generated another approach PBF, which is similar to the mincut based algorithm presented in [7] . In PBF, partition is solved only before floorplanning. Table IV shows comparisons between our experimental results and PBF. The column Power means the actual power consumption and column Hops means average number of hops. Our method can save 41.8% of power and 2.6% of hops number. For test cases that have more communication requirements, such as 263encmp3dec, our algorithm can save much more power(reduce power consumption from 58.6 mW to 19.2 mW). The column W.S means the white spaces and column Time is run time. The white space of our method increases from 12.31% to 13.92% and run time is reasonable. Since power saving is the most important concern, the deteriorating is acceptable.
We further demonstrated the effectiveness of Algorithm 2 and Algorithm 3. To update routing when link cost changes, we performed another contrastive approach DSP. DSP re-solves all the distances of flows by Dijkstra's short- est path algorithm [14] . We have applied another set of test cases: t 01, t 02 and t 03. For each case, table V reports the number of nodes V#, flow number and update times Update#. We can see that our updating algorithm can save lots of run time: t 01 saves 66.7%, t 02 saves 97.4% and t 03 can save 99.6%.
V. CONCLUSIONS
We have proposed a two phases framework to solve topology synthesis for NoCs: phase one is partition driven floorplanning; phase two is switches insertion, network interfaces insertion and paths allocations to minimize power consumption. Experimental results have shown that our framework is effective and can save power consumption by 41.8%.
